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ABSTRACT
CdTe is an ideal II-VI semiconductor compound with a direct bandgap energy of 1.53 eV
used in solar cells and infrared detector applications [8]. The National Renewable Energy
Laboratory (NREL) reported that cadmium telluride (CdTe) thin films solar cells have achieved
efficiency of 16.5% and with potential for improvement up to the theoretical value of 29% [14].
The close-spaced sublimation (CSS) method used for solar cell CdTe growth is being tested for
selective CdTe nanoheteroepitaxial growth because the CSS method is cost efficient compared to
the molecular beam epitaxy (MBE) and metalorganic vapor phase epitaxy (MOVPE) methods.
High quality films are identified by SEM based on the CdTe grain size, selectivity, uniformity of
the selective CdTe deposition, and appearance of CdTe grain surface. The goal of this study is to
obtain selective growth that result in faceted grains with smooth flat surfaces.
Previous studies by A. Escobedo and A. Diaz were used as a basis for the experiments
conducted in this study. The CSS source and substrate temperatures resulting in selective growth
are based on successful results by Escobedo and Diaz. The helium gas pressure was varied in this
thesis work as a way to vary the grain size. Based on a recent study by Major et al., they were
successful in reducing the CdTe grain size by reducing the gas pressure within the CSS reactor
[7]. Therefore, this study focused mainly on the variation of the helium gas pressure as a way to
achieve selective growth and to obtain a uniform CdTe pattern.
Six variations of CdTe deposition studies are conducted in order to examine the effects of
helium gas pressure, source temperature, substrate temperature, deposition time, and pattern size
on the Si(100) and SOI(100) substrates using the CSS technique. Bhat and Zhang performed a
study for selective CdTe deposition using the MOVPE system [29]. Zubia has also studied the
vi

GaAs deposition on SOI(100) substrates using the MOVPE system. However, this is the first
time 100 nm patterned SOI(100) substrates are used for selective CdTe growth using the CSS
method. The scanning electron microscopy (SEM) and x-ray diffraction (XRD) are used to
analyze the quality of the film.
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CHAPTER 1: INTRODUCTION
1.1. HISTORICAL PROGRESSION OF THIN FILM SOLAR CELLS AND SILICON
ON INSULATOR (SOI)
Thin film solar cells are the forefront in everyday applications for many important
reasons. It all started back in 1839 when the photovoltaic effect, which is the operating principle
of the solar cell, was founded by a French physicist, Alexandre-Edmond Becquerel when he was
only 19 years old. Becquerel discovered this while illuminating the metal electrodes in an
electrolyte [1]. Later in 1904, Albert Einstein described the photoelectric effect. A Polish
scientist by the name of J. Czochralski found a way to fabricate the monocrystalline Si in 1918,
and 23 years later, the first Si solar cell was manufactured. At that time, the photovoltaic (PV)
cell efficiency began with only 2% [1]. As time progressed into the 21st century, NREL created a
stable solar cell with 40.8% efficiency in August 2008 [1].
There are numerous types of solar cells in the industry. For thin film solar cells, cadmium
telluride (CdTe) has been the preferred photovoltaic material to be deposited on the substrate.
There are small area laboratory devices that have shown efficiencies at 16.0% and other large
areas have gone above the 9.0% level [2]. Therefore, CdTe was selected to be deposited on the
Si(100) and SOI wafer to make thin film solar cells. CdTe is known as II-VI compounds, so it
can be changed to either a p-type or n-type using a dopant [3]. The bandgap for CdTe is 1.53 eV
at 300 K, so almost matches the sunlight spectra photovoltaic (PV) energy conversion [13].
The SOI wafer uses the layered silicon-insulator-silicon substrate approach instead of the
pure silicon substrates. On the surface of the thin film SOI wafer, it is insulated electronically
with a very thin device layer (less than 1.5 µm) [4]. The remaining parts of the SOI(100) wafers
are there for mechanical support. This SOI technology is crucial because of the resistance to
1

latch-up and lower parasitic capacitance due to the isolation layer between the bulk silicon, thus
improving the power consumption of the device [4]. The low parasitic capacitance in the SOI
technology is very important because it augments the speed performance of the device by
approximately 25% [39].

1.2. PURPOSE OF THIS THESIS
Monocrystalline silicon is known as the most efficient type of thin film solar cell.
However, due to the high cost of manufacturing monocrystalline silicon wafers (an estimate of
40-50% of the cost of a finished module), a lot of emphasis has been placed into finding
alternatives for to lower the manufacturing cost [5]. The SOI(100) substrate uses less power and
voltage compared to the Si(100) substrate. CdTe is an ideal material for nanoheteroepitaxial
growth on Si(100) and SOI(100) substrates because of the bandgap energy of 1.53 eV at 300K.
The high absorption coefficient is >5 x 105/cm for energy levels above the band gap energy.
Only a thin layer of CdTe is required to absorb the sunlight to convert into solar energy [18].
Thus, growing high quality CdTe on SOI substrates are ideal to manufacture thin film solar cells.
According to Quinones et al., the high quality smooth CdTe growth is defined by the flat grains
obtained compared to the granular grains containing facets [18].
The surface morphology and structural characterization of the Si(100) and SOI(100)
substrates are performed using scanning electron microscopy (SEM) and optical microscopy.
Lastly, the x-ray diffraction (XRD) is used to characterize the grain size, verify the preferred
orientation of CdTe (111) grains on the Si(100) and SOI(100) substrates. Based on the research
conducted, there has not been CdTe nanoheteroepitaxial growth on SOI(100) substrates using the
close-spaced sublimation (CSS) technique. Therefore, this study will focus on identifying the
2

optimal conditions for selective growth of CdTe using CSS on Si(100) and SOI(100) substrates.
One of the key differentiating parameters is the helium gas pressure within the CSS reactor.

3

CHAPTER 2: BACKGROUND
2.1. CADMIUM TELLURIDE (CDTE) PROPERTIES
CdTe is classified as a II-VI compound and has a higher bandgap energy compared to
III-V compounds [6]. CdTe is a direct gap semiconductor with a high optical absorption
coefficient (>5 x 105/cm), which indicates that a layer thickness of 2 µm is enough to absorb
approximately 99% of the incident photons [13].

CdTe is amongst the few in the II-VI

compounds that can be prepared in p- and n- type forms together [3]. The electron affinity is 4.28
eV and at room temperature, the direct bandgap energy of CdTe is 1.53 eV [8]. The 1.53 eV
CdTe direct bandgap energy almost matches the solar spectra PV energy conversion [13].
Therefore, CdTe is an extremely high potential material for thin film solar cells.

2.2. CDTE APPLICATIONS
2.2.1. THIN FILM SOLAR CELLS
CdTe thin films are leading the way in PV technology, and have exceeded the crystalline
Si PV in terms of having the lowest production cost especially in the multi-kilowatt systems [24].
The National Renewable Energy Laboratory (NREL) has put together a chart based upon the
efficiencies of research conducted on solar cells from 1975 to present (Figure 2.1). NREL
confirmed that CdTe polycrystalline thin film solar cells have reached a conversion efficiency of
16.5% for laboratory solar cells achieved by Wu [13]. There have been numerous research
interests and efforts in increasing the efficiency of the CdTe thin film solar cells to the maximum
theoretical value of 29% [14]. The differences between the theoretical and experimental values
are due to the lack of progress in research due to controlling parameters such as the doping,
contacting and grain boundaries [10].
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1 Figure 2.1: NREL best research-cell efficiencies [5].
In a study by Major et al., they reported that increasing the grain size will minimize the
effects of grain boundaries, and thus increase the performance of the solar cells [7]. According to
a study by Ferekides et al., it is believed that main cause that CdTe has reached efficiencies of
~16% is due to the high substrate temperature used during the CdTe deposition via CSS [2]. This
study involved depositions at substrate temperatures of 500°C and 600°C resulting in dense
grain sizes between 3 μm and 4 μm when deposited at 600°C, and smaller grain sizes ~1 μm
when deposited at 500°C (Figure 2.2). As the substrate temperature increased, the grain size
increased due the increase in CdTe surface mobility during the deposition process, and hence
leading to larger grains. The larger grain size indicates a lower defect density, which is crucial to
achieve high quality thin films [10]. However, the solar cells produced using the parameters in
5

Figure 2.2(b) displayed shunting effects, which results in reduced performance in those solar
cells. Ferekides et al. also mentioned that the increase in shunting effects observed is caused by
excess in dopant diffusing along the grain boundaries as the back contact creation process takes
place [2]. Shunting can be minimized by using a larger thickness film (>10 μm) [2].

2 Figure 2.2: SEM images of CdTe films deposited using CSS at a substrate temperature of
(a) 600°C and (b) 500°C [2].
Ferekides et al. also studied the effects of high quality CdTe growth using CSS at lower
substrate temperatures. Figure 2.3 shows the SEM images resulting from a series of CdTe
deposition performed by his research group at various substrate temperatures of 420°C, 440°C
and 460°C.

6

3 Figure 2.3: SEM images of CdTe films deposited using CSS at a substrate temperature of
(a) 420°C, (b) 440°C and (c) 460°C [2].
There is extensive research on the quality of CdTe thin film solar cells in which they are
analyzed and characterized using x-ray diffraction (XRD) and scanning electron microscopy
(SEM). The goal of this thesis study is to produce high quality CdTe on nanopatterned Si(100)
samples based on prior results obtained for both planar and selective growth.

2.2.2. INFRARED DETECTORS
High-performance infrared (IR) detector focal plane arrays (FPA) have been used widely
in military systems. Mercury cadmium telluride (HgCdTe) has been the preferred material to
produce these high-performance infrared detectors. Epitaxial growth of HgCdTe is fabricated on
CdZnTe thin films or single crystal substrates. According to a study by Zhang and Bhat, Si
substrates are preferred due to their lower cost and the availability of larger substrate [15]. The
19% lattice mismatch between Si and CdTe leads to threading dislocations at the surface of the
IR detector [15]. The presence of threading dislocations causes the recombination rate to increase
and reduces minority carrier concentrations [15]. The high dislocation density of HgCdTe/Si at
106/cm2 caused a decrease in FPA performance [28]. Therefore, a high-quality CdTe buffer layer
on Si substrates is necessary to grow low-defect-density HgCdTe [28].

2.3.

SELECTIVE CDTE NANOHETEROEPITAXIAL GROWTH
Nanoheteroepitaxial growth involves patterning a substrate using the growth of nanoscale

islands on a mismatched heteroepitaxial substrate [17]. Lattice mismatch is defined as the
difference in lattice constants between two materials when one is deposited one on top of a
mismatched substrate [20]. The concept of nanoheteroepitaxy has been well-known for its
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ability to minimize the defect density in heteroepitaxy [26]. Some of the techniques include
substrate patterning, lateral epitaxial growth, epitaxial necking, and strain partitioning in thin
film substrates [26]. Figure 2.4 illustrates heteroepitaxy between a large-region heteroepitaxy
and nanoheteroepitaxy [17].
The large-region heteroepitaxy in Figure 2.4(a) shows the elasticity of vertical defects in
the epilayer (i) that reduces some of the mismatch stress on the Si (211) substrate [17]. The strain
energy in the epilayer increases as the thickness of the epilayer increases until misfit dislocations
are created (v) [17]. In Figure 2.4(b), the substrate and the epilayer deform horizontally (ii) and
vertically (i) [17]. The strain in the epilayer and the strain energy in the nanoscale islands are
reduced due to the exponential decay from the interface of the materials [17]. Mismatch
dislocations that are formed in the nanoscale island can glide to the edge of the island (iii) if the
glide plane is oriented correctly [17]. The dislocations are not likely to get to the edge of the
sample in the large-region heteroepitaxy and thus form threading defects instead (iv) [17].

4 Figure 2.4: Illustration comparison of (a) large-region heteroepitaxy and (b)
nanoheteroepitaxy [17].

Molecular beam epitaxy (MBE), close-spaced sublimation (CSS), and metalorganic
vapor phase epitaxy (MOVPE) are common techniques for CdTe nanoheteroepitaxial growth.
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These techniques can be categorized according to the vapor or liquid phases and are described in
sections 2.3.1 – 2.3.3. Table 2.1 includes an overview by Gerald Stringfellow et al. and
summarized by A. Escobedo of several epitaxial growth methods [12]. Most methods require
expensive equipment, complex systems, and have slow growth rates compared to the CSS
technique used in this study. In this thesis study, heteroepitaxy will be studied with patterned
substrates with lateral dimensions between 100 nm – 1 µm.

1 Table 2.1: Overview of Epitaxy Methods [12]
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2.3.1. SELECTIVE CDTE EPITAXIAL GROWTH USING MOLECULAR BEAM
EPITAXY (MBE)
The MBE is an effective method used to make high-performance semiconductor devices
for applications such as solid-state lasers, light-emitting diodes (LED), and transistors. This
method uses Ultra High Vacuum (UHV) technology alongside a vacuum evaporation system and
ultra-pure elements as a beam of gas on the surface of the wafer to create each layer. The layer’s
thickness can be controlled and is merely a few atoms in thickness. This is due to the slow
growth rate and low growth temperature characteristics of the MBE method. A positive feature
of the MBE method is that it allows for in-situ analysis. Some of the other parameters that affect
the growth using the MBE method are the molecular weight, element ration and source type.
Figure 2.5 is a basic schematic of the MBE system.

5 Figure 2.5: Basic Schematic of the Molecular Beam Epitaxy (MBE) System [39].
In a study by Bommena et al., the MBE system was used for selective CdTe growth on Si
nanopillars that were patterned on SOI(100) substrates where the SiO2 was used as a mask [27].
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The interferometric lithography method and reactive ion etching were used to pattern the
SOI(100) substrates down to the SiO2 layer [27]. The SEM images of the SOI(100) substrates
patterned with interferometric lithography are shown in Figure 2.6. The purpose was to create
2D array of Si pillars with approximately 250 nm diameter and 1µm pitch [27]. Figure 2.7
includes SEM images of the Si nanoscale pillars at varying diameter pitch.

6 Figure 2.6: SEM images of nanoscale photoresist pillars on SOI substrates patterned
using the interferometric lithography technique [27].
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7Figure 2.7: ~150 nm Si nanopillars on a 360 nm pitch, (b) ~200 nm Si nanopillars on a 500
nm pitch, (c) ~250 nm Si nanopillars on a 1000 nm pitch, and (d) tilted SEM view of Si
nanopillars on a 500 nm pitch [27].
Bommena et al. achieved selective CdTe growth using the MBE system with a two-step
growth process [27]. The process involves desorption of the nucleation layer and regrowth of
CdTe at a rate of 0.2 Ås-1 [27]. The OPUS 45 chamber used in the study has the ability to growth
on 5-inch Si wafers and consists of 3 interconnected vacuum chambers [27]. The first part is the
introduction chamber, followed by a preparation chamber and lastly, a growth chamber. In the
preparation chamber, the sample is prebaked for 8 hours at 500ºC [27]. Next, the sample is
transferred into the growth chamber under high vacuum at 950ºC for 10 minutes in order to
desorb the oxide on the Si surface of the sample [27]. Then the sample was subjected to an
arsenic flux while the temperature is reduced to 400ºC. The CdTe nucleation was performed at
12

310ºC for 5 minutes followed by CdTe growth at 330ºC resulting in zero selectivity (Figure
2.8(a)). A desorption technique was introduced after the nucleation step that resulted in
selectivity (Figure 2.8(b)-(d)) [27]. The desorption process at 600ºC was performed after the
growth of an epilayer. After desorption, epilayer growth at 330ºC for 900 s (Figure 2.8(b)) and
3600 s (Figure 2.8(c) and (d)) resulted in selective growth.

8 Figure 2.8: SEM images of SOI samples with (a) CdTe growth from conventional growth
process, (b) selective CdTe growth after 900 s of growth, (c) selective CdTe after 3600 s of
growth, and (d) angular view SEM of selective CdTe after 3600 s [27].
2.3.2. SELECTIVE CDTE EPITAXIAL GROWTH USING METALORGANIC VAPOR
PHASE EPITAXY (MOVPE)
MOVPE is a chemical vapor deposition method used to grow CdTe epitaxial films.
Organometallic Vapor Phase Epitaxy (OMVPE) or Metalorganic Chemical Vapor Deposition
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(MOVCD) is also known as MOVPE. It is a simple reactor with a high manufacturing cost. The
high growth temperature is one of the reasons MOVPE is preferred compared to MBE [34].
MOVPE can sustain high growth temperatures above 400ºC and this is an important factor for
selective growth. MOVPE is also the most flexible amongst several epitaxial growth methods
because of its ability to grow any II-VI and III-V compounds.
In a study by Zhang and Bhat, selective growth of CdTe on Si(100) substrates was
attempted and analyzed using the MBE and MOVPE to create large area substrates for HgCdTe
growth [15]. Establishing proper reactor conditions is important for the selective growth of CdTe
thin films. Some of the main influential factors affecting the selectivity of the growth include the
growth pressure, growth temperature, mask, and substrate materials. In some cases, selectivity
can be enhanced by reducing the growth pressure and increasing the growth temperature.
Overall, Zhang and Bhat concluded that CdTe grew on both the Si and SiO2 surfaces when the
depositions were carried out at temperatures below 450ºC and gas pressures above 50 Torr
(Figure 2.9(a)) [15]. For higher temperatures and lower pressures, CdTe growth was observed
only on the SiO2 surface with no growth of CdTe on the Si surface (Figure 2.9(b)).

9 Figure 2.9: Selective growth of CdTe on Si with various mask layers. (a) Growth of CdTe
on both Si and SiO2 at temperature < 450ºC and pressure > 50 Torr. (b) Polycrystalline
CdTe growth on a SiO2 mask at temperature > 450ºC and pressure < 50 Torr [15].
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In a recent study by Bhat and Zhang, MOVPE was successfully used to grow anisotropy
selective CdTe on GaAs(100) substrates [29]. This work was compared to previous work by
Sporken et al. using molecular beam epitaxy (MBE) [33]. Selective growth of CdTe on
GaAs(100) substrates was much higher than the planar growth of CdTe on GaAs(100) substrates
using MOVPE. The three main factors found to affect selective growth of CdTe on GaAs(100)
substrates were the mask materials, the reactor pressures (25 Torr to 380 Torr) and the growth
temperatures (between 450ºC and 550ºC). Bhat and Zhang reported that the mask required high
thermal stability, low surface free energy, low thermal expansion coefficient, and most
importantly, the mask cannot be reactive with CdTe [29]. They tested SiO2, Si3N4, and CaF2
mask materials in their series of experiments, and determined the most stable material to be
Si3N4 because it has a small linear thermal expansion coefficient (2.8x10-6 to 3.6x10-6/K) [29].
The small linear thermal expansion coefficient of the Si3N4 mask material is ideal for
applications using high temperatures but requiring very small changes in physical dimension
[29]. Selective growth of CdTe was achieved by using a Si3N4 mask along with a high deposition
temperature of 550ºC [21]. Figure 2.10 shows the results of the selective growth of CdTe on
GaAs(100) substrate using the Si3N4 mask. Figure 2.11 displays the surface view SEM images of
CdTe grown on GaAs(100) substrates patterned with window strips in the <1 -1 0> direction
(Figure 2.9(a) and perpendicular to the <1 -1 0> direction (Figure 2.9(b)).
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10 Figure 2.10: Selective CdTe growth on GaAs substrate using Si3N4 mask: (a) SEM top
view of good selective growth with the inset showing the mask pattern used; (b) optical
micrograph of partial selective growth [29].

11 Figure 2.11: SEM top surface of CdTe grown on GaAs (100) substrate: (a) window
strips along <1 -1 0>; (b) window strips perpendicular to the <1 -1 0> direction. Window
widths are 5 µm in both cases [29].
According to a study by Zubia et al., selective growth of GaAs was observed on patterned
SOI(100) substrates where SiO2 was used as a mask [26]. The SOI(100) substrates were
patterned using interferometric lithography, as shown in Figure 2.12.
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12 Figure 2.12: Surface view SEM image of Si array of nanoislands patterned on SOI(100).
Inset is a cross-sectional schematic of nanostructured SOI(100) substrate [26].
According to Zubia et al., the high surface mobility of GaAs on SiO2 caused the selective
growth on GaAs on the nanostructured silicon islands, and not on the SiO2 mask at 433ºC,
519ºC, 605ºC, and 734ºC at a reactor pressure of 100 Torr [26]. The optimum growth initiation
temperature for selective growth was found to be at 605ºC. The SEM images of GaAs nucleation
on silicon islands at various growth initiation temperatures is shown in Figure 2.13. Zubia et al.
also concluded that at extremely low growth initiation temperatures, the multiple-crystal
nucleation on each silicon island caused twinning and grain boundaries issues.
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13 Figure 2.13: Surface view SEM images of GaAs nucleation on silicon islands at growth
initiation temperatures of (a) 433oC, (b) 519oC, (c) 605oC, and (d) 734oC. All scale bars
displayed are 200 nm [26].
Growth at optimum temperatures and pressures will result in species mobility for
selective growth. Figure 2.14 illustrates the selective growth of nanoheteroepitaxial array of
GaAs crystals deposited on nanostructured SOI(100) substrates at the optimum temperature of
605ºC [26]. Zubia et al. reported that approximately 100 nm of GaAs was deposited at 605ºC and
coalescence of two pairs of crystals was observed during the GaAs growth in certain areas.
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14 Figure 2.14: SEM image of an array of GaAs crystals deposited on nanostructured
SOI(100). Approximately 100 nm of material was deposited at 605ºC. Coalescence of two
pairs of crystals occurred during GaAs growth and is not due to patterning [26].
Zubia et al. reported that the temperature clearly has a direct effect on the defect structure
of selective GaAs growth [26]. Figure 2.15 displays cross-section transmission electron
microscope (TEM) images of the GaAs/Si growth for growth initiation temperature of 433ºC,
519ºC and 605ºC. Twinning was observed for growth at 519ºC and highly oriented growth was
observed at 605ºC [26]. In this thesis study, the substrate temperatures are between 425ºC and
500ºC, the source temperatures are above 550 ºC and the helium gas pressures are between 0.1
Torr and 5 Torr.
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(a)

(b)

(c)

15 Figure 2.15: Cross-section TEM images of GaAs/Si heterostructures after 100 nm of
GaAs deposition at 605ºC during the lateral growth stage but with a growth initiation
temperature of (a) 433ºC, (b) 519ºC, and (c) 605ºC. Inset diffraction patterns in (b) and (c)
were taken from the areas indicated by circles. No Si island is observed in (b) due to the
thinned sample that was from an area adjacent to the island.
All scale bars indicate 70 nm [26].
2.3.3. PLANAR CDTE EPITAXIAL GROWTH USING CLOSE-SPACED
SUBLIMATION (CSS)
The CSS is a low cost selective CdTe epitaxial growth method compared to other methods such
as MOVPE and MBE. In 1963, Nicoll was the first to propose the CSS technique that is simply described
as having a close separation gap between the source material and the substrate in the presence of a carrier
gas, such as helium [37]. Another advantage of the CSS technique is the high growth rate which can vary
between 5 micron/hour and 20 micron/hour [11].
The CSS method is used in this study for the selective growth of CdTe on patterned Si(100) and
SOI(100) substrates. The dissociation formula for CdTe sublimation is:
CdTe (s) + Heat

Cd (g)
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+ ½ Te2 (g)

(2.1)

Sublimation takes place in a vacuum environment with a small spacing between the source and
substrate (Figure 2.16). The parameters for the CSS deposition that can be varied and controlled are the
following:
 Helium gas flow (Standard Liters Per Minute)
 Oxygen gas flow (Standard Liters Per Minute)
 Substrate temperature (Degree Celsius)
 Source temperature (Degree Celsius)
 Gas Pressure within the vacuum chamber (Torr)
One of the challenges in using the CSS technique is the difficulty in obtaining high quality
epitaxial CdTe films. Some of the commonly found defects are the twinning and double domains [25].
Twinning is commonly observed in CdTe films [25].
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16 Figure 2.16: Schematic of the Close-Spaced Sublimation (CSS) Reactor [12].
In a study by Quinones et al., smooth high quality planar CdTe growth was achieved on
CdTe substrates using the CSS method [18]. The smooth grains were identified as flat grains as
opposed to the multi-granular grains with facets. Quinones et al. characterized the structure of
the films using the SEM, XRD and atomic force microscopy (AFM) [18]. Figure 2.17
summarized the four regions identified from the results obtained from a preliminary study by
Quinones et al. [18].
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17 Figure 2.17: Four growth regions identified as a result of preliminary study [18].
The substrate temperature was varied and experimented at low temperature and high
temperature for low and high ΔT (Tsouce – Tsubstrate) values. The low Tsubstrate value was 350ºC and
the high Tsubstrate value was 350ºC, and ΔT varied between 10ºC and 35ºC [18]. Quinones et al.
summarized that there were two likely regions to obtain smooth high quality growth of CdTe
with large flat grains [18]. The two circled regions in Figure 2.17 were the low Tsubstrate/high ΔT
region called the LT growth and the high Tsubstrate/low ΔT region called the HT growth. Based on
the observations from the study by Quinones et al., the two regions also had ideal growth rates
between 1 micron/hour and 4 micron/hour [18]. The best results were for low Tsubstrate (350ºC)
with a high ΔT (35ºC) region.
A study was conducted by Major et al. to improve the grain size in sublimation-grown
CdTe using the CSS technique by experimenting with the inert nitrogen gas pressure in the CSS
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chamber [7]. Major et al. further explained that the grain size is important in this work because it
is used in a study of solar cell performance where the grain size is the only variable. The inert
nitrogen gas pressure in the CSS chamber was adjusted and lowered from 200 Torr to 2 Torr in
order to achieve a large grain microstructural growth of CdTe, as shown in Figure 2.18.
Therefore, the grain size is increased by increasing the nitrogen gas pressure in the CSS
chamber. An increase in gas pressure reduces the sublimation rate which reduces the number of
species arriving on the substrate surface. With few species, there are less nucleation sites and
thus larger grains. Major et al. examined the various nitrogen gas pressures (2, 50, 100 and 200
Torr) for a source temperature of 600ºC and a substrate temperature of 520ºC [7]. Major et al.
also varied the growth times in order to obtain equivalent layer thickness.

18 Figure 2.18: SEM images of CdTe layers deposited by CSS under different pressure of
nitrogen in the range between 2 Torr and 200 Torr [7].
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According to Major et al., when the CdTe grain size increased, the preferred orientation
decreased. Major et al. compared their finding with Ferekides et al. [2], where the 111
orientation increased with the grain size. This significant discrepancy is due to the variable in the
experiments performed by Major et al. where pressure was varied, but in the study by Ferekides
et al., the CdTe grain size was varied by temperature [2]. The most important conclusion drawn
from both of their works is that the CdTe grain size is heavily affected by the gas pressure and
temperature. The study by Major et al. concluded that there was a significant increase in
efficiency from 0.54% to 11.34% along with a significant increase in the grain size diameter
from 0.94 m to 5.63 m [7]. The grain diameter was measured and analyzed by creating
histograms of the correlation between the grain diameters for CdTe deposited under various
nitrogen pressures, as shown in Figure 2.19. A graph showing the linear correlation between the
gas pressure and grain size diameter is displayed in Figure 2.20.
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19 Figure 2.19: Grain diameter histograms for CdTe layers deposited under different
nitrogen gas pressures. Each histogram is based on the measurements from 100 grains
from SEM images similar to Figure 2.17 [7].
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20 Figure 2.20: Graph of average grain diameter for CdTe layers deposited with various
nitrogen gas pressure. The data was obtained from the histogram in Figure 2.19 with the
error bars being ± 1 standard deviation [7].
2.3.4. SELECTIVE CDTE EPITAXIAL GROWTH USING CLOSE-SPACED
SUBLIMATION (CSS)
In Escobedo’s thesis work, he was successful in depositing a single crystal grain of CdTe
on each window of a patterned Si(211) wafer with a Si3N4 mask [12]. The selective pattern was
uniform throughout the CdTe sample. Optimum results were observed for a deposition time of
15 minutes, helium gas pressure of 5 Torr, a substrate temperature of 450oC, and source
temperature of 530oC. Figure 2.21 is the SEM micrograph illustrating selectivity and grains with
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facets [12]. Examination of the growth in Figure 2.22 by TEM confirmed the presence of single
crystal grains with twins along the <111> direction.

21 Figure 2.21: SEM micrograph at a magnification of 10K from sample P6 with a single
grain of CdTe grown selectively on each window in an orderly manner from Escobedo’s
finest work [12].
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22 Figure 2.22: TEM images confirming the presence of single crystal grains with twins
along the <111> direction [12].
In Diaz’s thesis work, she obtained selective CdTe growth on Si(100) substrates and the
CdTe deposition was uniform throughout the sample. Selective CdTe growth was achieved on 1
µm Si(100) pillars for a deposition time of 5 minutes, helium gas pressure of 5 Torr, substrate
temperature of 450oC, and source temperature of 550oC [9]. Unlike Escobedo, she was
successful in obtaining selective CdTe growth without the use of a Si3N4 mask. Figure 2.23 is the
surface view SEM image of her best result of selective CdTe growth with grains exhibiting
smooth surfaces.
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23 Figure 2.23: Surface view SEM image of sample S3NPR, with 5 minutes of CdTe
deposition for Tsub=450ºC and Tsou=450ºC including the warm-up and deposition ramp
steps from Diaz’s best result [9].
In this thesis study, the goal is to obtain high quality selective CdTe growth on Si(100)
and SOI(100) substrates using the close-spaced sublimation technique. Various experimental
parameters are examined such as the gas pressure, substrate temperature and source temperature.
The preliminary parameters for this study are obtained from both Diaz’s and Escobedo’s thesis
work. The gas pressure is varied between 0.1 Torr and 5 Torr in order to vary the grain size to
match the pattern and thus promote selectivity.
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CHAPTER 3: EXPERIMENTAL PROCEDURES
3.1. OPTICAL LITHOGRAPHY TECHNIQUE
Optical lithography (photolithography) is a critical process in the manufacturing of
semiconductor devices. It is one of the most fundamental processes and is a gateway to many
useful applications in the semiconductor industry. The steps required for optical lithography are
as follows: (1) cleaning process; (2) application of the photoresist layer on the wafer; (3) soft
bake, (4) exposure, (5) hard bake, (6) flood exposure, and (7) development of the photoresist.

3.1.1. CLEANING PROCESS
The optical lithography process begins with a very important and thorough cleaning of
the wafer. The cleaning process is rather intensive, and because it involves many steps, it is
imperative that all the steps are followed carefully. First, a piranha solution is carefully prepared
according to the 5:1:1 ratio of 50 mL DI water, 10 mL ammonium hydroxide, and 10 mL of
hydrogen peroxide on a hot plate at 180C. The wafer is immersed in the piranha solution for 5
minutes. The wafer is then rinsed with DI water and dried with nitrogen gas. Next, the wafer is
immersed in a buffered oxide etch (BOE) solution for 1 minute. The wafer is rinsed once again
with DI water and dried completely using nitrogen gas.

3.1.2. APPLICATION OF THE PHOTORESIST LAYER ON THE WAFER
Photoresist is a light-sensitive, liquid film that is spread out on the substrate using a spincoater.

There are 2 kinds of photoresists which are identified as positive and negative

photoresist. Figure 3.1 displays the 2 types of patterning on the wafer that can be obtained from
using positive and negative photoresist. In this study, only a positive photoresist (AZ5214E) is
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used. The AZ5214E photoresist is an Image Reversal (IR) photoresist and is a special kind of
photoresist that is made for lift-off techniques to create a negative effect of the pattern on the
wafer (similar to using negative photoresist as shown on Figure 3.1).

24Figure 3.1: Pattern differences of a silicon dioxide mask based on the use of positive and
negative photoresist [22].
Before applying the photoresist layer on the wafer, the wafer is dehydrated on the hot
plate for 5 minutes at 180C. The wafer is placed on the center of the spin-coater and positive
photoresist (AZ5214E) is applied using a photoresist dispenser to coat the wafer. A spin-coater
recipe is used to ensure the consistent and even spread of the photoresist on the wafer with a
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thickness of approximately 1m. The recipe consists of two timers. The positive photoresist
(AZ5214E) is spun for 9 seconds on Timer 1 at 0.4 rpm and 35 seconds on Timer 2 at a speed of
4000 rpm. According to the AZ5214E photoresist data sheet, at 4000 rpm, the film thickness of
1.40 m can be obtained. Table 3.1 shows the various film thicknesses that can be achieved as a
function of spin speed:
2Table 3.1: Spin speed and film thickness correlation based on the data sheet
of the positive photoresist (AZ5214E)
Spin Speed (rpm)
2000
3000
4000
5000
6000
Film Thickness of
the Photoresist (m)

1.98

1.62

1.40

1.25

1.14

3.1.3. SOFT BAKE, MASK ALIGNMENT, HARD BAKE AND FLOOD EXPOSURE
After applying the photoresist on the wafer, the wafer is inserted in a Model 20 GC Lab
Oven for 30 minutes at 95C for the soft bake procedure, which is also known as the preexposure bake step. The solvents in the photoresist are removed during this process.
Once the soft bake procedure is completed, the photoresist is exposed to ultra-violet (UV)
light. The photomask is loaded on the mask aligner. The photomask contains four different
patterned sizes with square window arrays, as shown in Figure 3.2. The patterned size used in
this experiment is labeled “A” on the photomask, which is the 2 m pattern. It is important to
align the photomask correctly to get a good pattern on the wafer. The wafer is then held in place
by vacuum during exposure. The exposure time is an experimental variable that is optimized for
the photoresist thickness and developer time. In this study, the wafers are exposed to UV light
for 13 seconds (with the photomask) and then placed on the hot plate for the hard bake (postexposure bake) procedure at a temperature of 115C for 90 seconds.
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25 Figure 3.2: Mask top view image and zoomed view of the smallest pillar size used to
create the pattern on the Si(100) substrates [12].
The flood exposure procedure is performed for 99 seconds without the photomask and
will reverse the order of the positive photoresist (AZ5214E) to obtain a negative effect of the
pattern on the wafer (similar to using negative photoresist as shown on Figure 3.1).

3.1.4. DEVELOPMENT OF THE PHOTORESIST
Once the exposure process is complete, the next step is to develop the photoresist, or
remove the unexposed regions from the initial exposure step described in section 3.1.3. (13
second UV light exposure). The 726MIF developer is used to develop the positive photoresist
(AZ5214E). The wafer is soaked in the developer for 15 seconds. The developer time is another
experimental parameter and is dependent on the type of developer and the exposure time on the
wafer. The developer time is determined initially by checking the pattern every 15 seconds. If
photoresist residue is observed affecting the pattern on the wafer, the developer procedure is
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repeated again. When the development step is completed, the wafer is removed from the
developer solution, rinsed with DI water and dried with nitrogen gas. The pattern on the wafer is
characterized using an optical microscope. The wafers are sorted according to pattern uniformity
and large or small pattern size (depending on the developer time ranging from 40 seconds to 55
seconds). Some of the patterns are disregarded if there is no uniformity through the sample.

3.2. SI ETCHING PROCESS FOR SI(100) WAFERS
The patterned wafer is etched to create a pattern on the wafer. Dry etching and wet
etching are two methods that are widely used to pattern a wafer. The main differences between
these two methods are the environment and the equipment used to implement the etching
process. Dry etching occurs in a vacuum chamber using ion bombardment and is isotropic. On
the other hand, wet etching occurs at the atmospheric level or in a chemical bath using various
chemical solutions and is usually anisotropic.

Anisotropic and isotropic etchings are two

different etching techniques widely used to obtain different results during etching of the sample.
For vertical walls or features, any etching is used.
In this study, the plasma or dry etching technique is used to create pillars on the Si
samples after the photolithography process. The NanoMIL research group has an Oxford
Plasmalab etcher that is used to implement the dry etching technique. To obtain isotropic etching
of the patterned Si wafer, the sulfur hexafluoride (SF6) gas is used. Some of the etch parameters
include the flow of gas, the RF power, the etching time and the gas pressure. The parameters that
were varied in this study include the RF power, the etching time and the gas pressure. Table 3.2
is a summary of the experimental data and the results of the dry etching process of the patterned
Si wafer.
35

3 Table 3.2: Experimental Data of the Dry Etching Process of Si(100) Substrates using SF6
Gas
Sample
Gas Flow of SF6 RF (Power) Gas Pressure
Time
Pillar Size
Name
(sccm)
(Watt)
(Torr)
(min & sec)
(nm)
S100-1

30

180

0.10

3min 45sec

700

S100-2

30

180

0.10

4min

1000

S100-3

30

170

0.07

3min 45sec

1000

S100-4

30

170

0.07

4min

1000

S100-5

30

170

0.07

4min 15sec

600

S100-6

30

180

0.07

3min 30sec

Over-etched

S100-7

30

180

0.07

4min

Over-etched

S100-8

30

170

0.08

3min 45sec

Over-etched

S100-9

30

170

0.09

3min 45sec

500

S100-10

30

170

0.10

3min 45sec

1000

S100-11

30

170

0.09

3min 45sec

500

S100-12

30

170

0.08

4min

1000

S100-13

30

170

0.08

4min 35sec

1000

S100-14

30

170

0.08

4min 15sec

1000

S100-15

30

170

0.08

3min

1000

S100-16

30

170

0.08

4min

1000

S100-17

30

170

0.10

3min

500

S100-18

30

170

0.08

2min

400

S100-19

30

170

0.10

3min

200

S100-20

30

170

0.10

3min

Over-etched

S100-21

30

170

0.08

2min

1000

S100-22

30

170

0.08

2min

600

S100-23

30

170

0.08

2min

Over-etched

S100-24

30

170

0.08

2min

800

S100-25

30

170

0.08

2min

1000

S100-26

30

170

0.08

4min

Over-etched
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S100-27

30

170

0.08

4min 15sec

500

S100-28

30

170

0.08

4min

2000

S100-29

30

170

0.08

4min

2000

S100-30

30

170

0.08

3min 45sec

Etch again

S100-31

30

170

0.08

2min

Over-etched

S100-32

30

170

0.08

2min

Over-etched

S100-33

30

170

0.08

2min

Etch again

S100-34

30

170

0.08

2min

500

S100-35

30

170

0.07

2min

1000

S100-36

30

170

0.07

2min

1000

S100-37

30

170

0.07

2min

500

S100-38

30

170

0.08

2min

1000

S100-39

30

170

0.08

3min

1500

3.3. PHOTORESIST LIFT-OFF REMOVAL PROCESS
The photoresist lift-off removal process is critical to get rid of the excess photoresist that
remained on the pillars of the patterned sample after the dry etching process is complete. The
pillars need to have a smooth top surface for the upcoming process, which is the CdTe deposition
process using the close-spaced sublimation (CSS) method. In order to perform the photoresist
lift-off removal process, the sample (after dry etching) is stripped using the AZ Kwik Stripper for
5 minutes. The sample is then cleaned in piranha solution at 130oC for 10 minutes with a 5:1
ratio of 50 mL sulfuric acid and 10 mL hydrogen peroxide.
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3.4.

NANOIMPRINT TECHNIQUE AND ETCHING PROCESS FOR SOI(100)

WAFERS
SOI(100) wafers were patterned at the Microelectronics Research Ccenter at the
University of Texas at Austin using a nanoimprint technique, specifically the Step and Flash
Imprint Lithography (SFIL) method. The SOI(100) wafers were purchased from Universal
Wafer Company and consisted of a 190 nm silicon layer on top of a 360 nm layer of silicon
dioxide on 0.725 mm of Si (Figure 3.3).

190 nm
360 nm
725 µm (0.725 mm)

26 Figure 3.3: SOI Substrate Structure (not according to scale)
The nanoimprinting process begins with a thorough cleaning process of the SOI(100)
wafers with piranha solution according to the 2:1 ratio of 1600 mL sulfuric acid and 800 mL
hydrogen peroxide. The process for the SFIL method is illustrated in Figure 3.4 and includes
seven steps [23].
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27 Figure 3.4: Illustration of the SFIL process flow [23].
Step 1 – After cleaning the wafer, an organic polymer layer, also known as a transfer layer or
bark (AP410) is applied on the wafer via spin coating. The wafer is placed on a hot plate
at 120ºC for 8 minutes. The transfer layer is approximately 2 nm thick.
Step 2 – The wafer is placed in the Imprio 100 machine and the template is aligned parallel to the
SOI substrate in order to trap the etch barrier and imprint the pattern on the substrate. A
small volume of etch barrier is dispensed on a 1 cm x 1cm area. The etch barrier is made
of a photopolymerizable, organosilicon solution with low viscosity.
Step 3 – The template is lowered and a force is applied.
Step 4 – The imprint area is exposed to UV light.
Step 5 – The template is removed or lifted, leaving high resolution features in the etch barrier.
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Steps 6 and 7 – The etch barrier and transfer layer are etched in an oxygen reactive ion etch
(RIE) chamber. They are etched with CF3 and O2 for 30 to 45 seconds. Prior to
etching, the RIE chamber is cleaned with an O2 recipe.
The final pattern is shown in Figure 3.4 (f).
Once the SOI wafer is patterned using the imprint process, the wafer is etched with Cl2
and HBr for 3 to 3.5 minutes to produce Si pillars and a SiO2 mask (Figure 3.5).

28 Figure 3.5: Patterning of SOI(100) Wafer.
3.5. CLOSE-SPACED SUBLIMATION (CSS) REACTOR SETUP
The CSS reactor is connected to LabVIEW 7.1 software interface program to run and
monitor the deposition process and for data requisition. This program is easy-to-use and was
developed by the NanoMIL research group. With the LabVIEW program, the parameters for
CSS deposition that can be varied and controlled are as follows:
 Step time (Seconds)
 Helium gas flow (Standard Liters Per Minute)
 Oxygen gas flow (Standard Liters Per Minute)
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 Substrate temperature (Degrees Celcius)
 Source temperature (Degrees Celcius)
 Gas Pressure within the vacuum chamber (Torr)
The LabVIEW 7.1 software interface is very important so that parameters or growth
recipes can be monitored or replicated for the CSS deposition process. Some of the parameters
tested in this study include the helium gas pressure within the CSS reactor, the substrate
temperature, the source temperature, the annealing time and the deposition time. All the
remaining parameters were held constant.
Sublimation in the CSS reactor occurs between the substrate and sublimation source, with
the substrate positioned on top of the sublimation source with a separation of approximately 1
mm. Separation is obtained by using two 1 mm thick glass spacers as illustrated in Figure 3.6.

29 Figure 3.6: Illustration of the substrate and source arrangement inside the CSS reactor
[12].
The sublimation source is a CdTe single crystal (111) orientation wafer with twins that
was purchased from Keystone Crystal Corporation (KCC). By using the source from KCC, the
process of making a source using CdTe powder is eliminated. This reduces the use of hazardous
materials, makes the process more efficient and is believed to have a positive effect on the
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quality of the film. The source and substrate are placed between two SiC coated graphite blocks,
namely the substrate graphite block (on the top) and the source graphite block (on the bottom).
Because the separation is merely 1 mm between the substrate and source, it is possible to acquire
high deposition rates, ranging from 0.01 to 4680 micron/hour [9].
The three layers of substrate, spacers and source materials are aligned inside the CdTe
quartz liner and vacuum chamber in the CSS reactor. The vacuum chamber is made of a bellshaped glass jar that is 50 cm long and 12.5 cm in diameter. The usage of the quartz liner will
make it easier for the cleaning process to ensure the CSS reactor is not contaminated with CdTe.
The entire CSS process is performed in the vacuum chamber using helium gas only (even though
the CSS reactor is able to allow the flow of oxygen gas). In order to do so, the helium gas
pipeline has to be turned on and the gas pressure is managed using the MKS mass flow
controller. The time that the proportional integrative derivative (PID) controlled throttle valve
remains opened is pre-determined to enable the release of the gases by the dry vacuum pump.
The heating element is provided by strategically placing four 1 kW halogen lamps
outside the CSS reactor. Two halogen lamps on top are labeled as the substrate halogen lamps
that are used specifically to heat up the substrate graphite block. The other two halogen lamps
placed on the bottom are labeled as the source halogen lamps, used to heat up the source graphite
block. To ensure controlled heating throughout the entire process, the temperature of each
graphite block is measured in small increments. K-type thermocouples are attached to each of the
graphite blocks. The temperature is measured in Kelvin (K) and recorded in a Microsoft Excel
spreadsheet in alliance with the LabVIEW 7.1 software program.
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30 Figure 3.7: Schematic of the Close-Spaced Sublimation (CSS) Reactor [12].
3.6.

SELECTIVE CDTE DEPOSITION ON SI(100) AND SOI(100) SUBSTRATES

USING CSS
The method of selective deposition of CdTe on the Si(100) and SOI(100) substrates is
adapted from the thesis work of A. Diaz [9]. Diaz was successful in obtaining selective CdTe
deposition without the use of a mask by using the CSS technique based on a procedure created
by A. Escobedo [12]. Diaz examined the quality of pattern uniformity as a function of substrate
temperature, source temperature, and the deposition time. She concluded that as the deposition
time increased, the uniformity of the pattern and grain size also increased [9]. She also observed
that as the pattern size decreased, the grain size decreased [9]. Diaz repeated that the parameters
resulting in high quality on patterned Si(100) substrates included a source temperature of 550oC
and a substrate temperature of 450oC for a deposition time of 5 minutes [9].
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Major et al. studied the CdTe growth on the transparent conductor which was fluorinedoped tin oxide (FTO) for CdTe(~8 µm)/CdS(150 nm)/FTO solar cell devices for nitrogen
pressures of 2, 50, 100 and 200 Torr [7]. According to a study by Major et al., the grain diameter
is a function of the gas pressure in the CSS chamber. Major et al. used a source temperature of
600oC and a substrate temperature of 460oC [7]. Based on these parameters, selective CdTe
growth was not successful.
In this study, the selective growth of CdTe in the CSS is explored further by varying the
helium gas pressures from 0.1 to 5 Torr. It is desirable to achieve a consistent uniform, selective
CdTe growth consisting of smooth single crystal grains on patterned Si(100) and SOI (100)
substrates. The Si(100) substrate pattern size varies from 240 nm to 1.5 µm. The sample, source
and CSS reactor preparation and the CSS deposition method is described in detail in sections
3.6.1 through 3.6.3.

3.6.1. CDTE SOURCE SUBLIMATION
Before the deposition procedure, the CdTe source is sublimated. This is done in order to
remove any impurities and the oxide layer on the CdTe source to ensure high quality CdTe
deposition. Two pieces of glass spacers are cut and cleaned using the piranha solution. A dummy
glass substrate measuring 1 inch by 1 inch is also cut and cleaned using the piranha solution. The
piranha solution is prepared according to the 5:1 ratio of 50 mL sulfuric acid and 10 mL
hydrogen peroxide. The glass spacers and dummy glass substrate are immersed in the piranha
solution for 10 minutes at 130oC. The glass spacers and dummy glass substrate are then rinsed
with DI water and dried with nitrogen gas. The CdTe source is sublimated at a source
temperature of 450oC for 30 minutes.
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3.6.2. CLEANING PROCESS FOR THE SELECTIVE DEPOSITION SI(100) AND
SOI(100) SUBSTRATES
The cleaning process of the selective Si(100) and SOI(100) substrates is crucial to the
deposition procedure to ensure high quality CdTe selective growth. The 4-inch Si(100) and 12inch SOI wafers were purchased from the University Wafer Company where the wafers were
treated with a chemical polish.
The cleaning process starts by preparing the piranha solution according to the 5:1 ratio of
50 mL sulfuric acid, and 10 mL of hydrogen peroxide. A 1cm x 1cm Si(100) sample is immersed
in piranha solution for 10 minutes at 130oC. The sample is then rinsed with DI water and dried
with nitrogen gas. Next, the sample is immersed in a Buffered Oxide Etch (BOE) solution for 1
minute to remove the native oxide. Once again, the sample is rinsed with DI water and dried
using nitrogen gas. As soon as the cleaning process is complete, the sample is placed in the CSS
reactor.

3.6.3. SELECTIVE CDTE DEPOSITION METHOD
The main goal of this study is to deposit high quality CdTe single crystals selectively on
patterned Si(100) and SOI(100) substrates at the micron and nanoscale using the close-spaced
sublimation (CSS) method. The M.S. thesis work by A. Diaz was used as a guide for selective
CdTe growth [9]. Diaz reported optimum results for a deposition time of 5 minutes, source
temperature of 550oC, and substrate temperature of 450oC [9]. These growth parameters were the
basis of this thesis study in which the selective growth is examined as a function of helium gas
pressure. In addition to the helium gas pressure, the deposition time, substrate temperature,
source temperature, and the pattern size of the Si(100) and SOI(100) substrates were varied in
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order to improve the quality of the selective growth. The use of a single crystal source and
annealing of the source prior to growth are considered critical for the type of growth achieved [9,
12].
Six CdTe deposition studies were conducted in order to study the effect of helium gas
pressure, source temperature, substrate temperature, deposition time, and pattern size on the
quality of CdTe as outlined in Tables 3.3 to 3.8.
Study 1: Variation in Helium Gas Pressure for Microscale Patterned Si(100) Samples
The goal of Study 1 is to decrease the grain size for selective CdTe growth, increase pattern
uniformity, and enhance the crystal quality. Major et al. were successful in decreasing the grain
size by decreasing the gas pressure from 200 Torr to 2 Torr [7]. Therefore, the helium gas
pressure within the CSS reactor was varied between 0.1 Torr and 5 Torr in hopes of minimizing
the grain size and promoting selective growth. The microscale patterned Si(100) samples were
patterned in the clean room at UTEP using the optical lithography method. The Si pillar diameter
on the Si(100) samples varied between 1.0 µm and 1.36 µm. Table 3.3 shows a list of
experiments performed on the Si(100) samples by varying the helium gas pressure from 0.1 Torr
to 5 Torr. The substrate temperature, source temperature, and deposition time were constant in
this set of experiments.
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4 Table 3.3: List of the experiments conducted to obtain selective growth of CdTe on the
microscale patterned Si(100) substrates by varying the He gas pressure from 0.1 - 5.0 Torr
Sample
Tsubstrate
Tsource
Deposition
Pattern Size
Helium Gas
Name
(°C)
(°C)
Time
(µm)
Pressure
(min)
(Torr)
S15
450
550
5
1.27
0.1
S12

450

550

5

1.36

0.25

S10

450

550

5

1.11

0.5

S3

450

550

5

1.27

1.0

S4

450

550

5

1.11

2.0

S14

450

550

5

1.46

5.0

Study 2: Variation in Helium Gas Pressure for Nanoscale Patterned Si(100) Samples
The goal of Study 2 is similar to Study 1: decrease grain size, increase uniformity, and enhance
crystal quality for a smaller Si pillar diameter. Pillar diameters varied between 240 nm and 600
nm for the second study. As in the first study, the helium gas pressure was varied between 0.1
Torr and 5 Torr with constant deposition time, substrate temperature and source temperature.
The pattern size of the Si(100) samples was successfully reduced from the micron-scale to the
nanoscale by increasing the dry etching time. Decreasing the pillar diameter is used to decrease
the strain at the CdTe/Si interface resulting from lattice and thermal mismatch [27]. The
experiments conducted on the 240-600 nm patterned Si(100) samples are summarized in Table
3.4.
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5 Table 3.4: List of the experiments conducted to obtain selective growth of CdTe on the
nanoscale patterned Si(100) substrates by varying the helium gas pressure within the CSS
reactor from 0.1 Torr to 5 Torr
Sample
Tsubstrate
Tsource
Deposition Pattern Size
Helium Gas
Name
(°C)
(°C)
Time
(nm)
Pressure
(min)
(Torr)
S27
450
550
5
244
0.1
S22

450

550

5

329

0.25

S18

450

550

5

466

0.5

S17

450

550

5

510

1.0

S11

450

550

5

333

2.0

S9

450

550

5

686

5.0

Study 3: Variation in Helium Gas Pressure for Nanoscale Patterned SOI(100) Samples
The goal of Study 3 is to further reduce the pillar size down to 100 nm in order to test the
nanoheteroepitaxy theory using the CSS technique. The helium gas pressure for the 100 nm
patterned SOI(100) samples was varied between 0.1 Torr and 5 Torr as in Study 1 and Study 2.
These SOI(100) samples were patterned using the Step and Flash Imprint Lithography (SFIL)
method at the University of Texas at Austin’s Microelectronics Research Center on the Imprio
100 machine. An attempt was made to etch the SOI(100) samples down to the SiO2 layer in order
to use SiO2 as a mask. Examination of the SOI(100) samples at UTEP revealed a thin (~190 nm)
layer of Si as shown in Figure 3.8. This was not seen as an obstacle in this study because
successful selective CdTe growth had been observed at theses source and substrate temperatures
for the majority of samples in this work.
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31Figure 3.8: Illustration of the patterned SOI(100) sample.
Table 3.5 contains a list of the experiments for CdTe deposition on the 100 nm patterned
SOI(100) samples in which only the He gas pressure was varied.
6 Table 3.5: List of the experiments conducted to obtain selective growth of CdTe on the
nanopatterned SOI(100) substrates by varying the helium gas pressure within the CSS
reactor from 0.1 Torr to 5.0 Torr
Sample
Tsubstrate (°C)
Tsource (°C)
Deposition Pattern Size Helium Gas
Name
Time
(nm)
Pressure
(min)
(Torr)
SOI-8

450

550

5

100

0.1

SOI-9

450

550

5

100

0.25

SOI-1

450

550

5

100

0.5

SOI-2

450

550

5

100

5.0

SOI-6

450

550

5

100

0.5

SOI-7

450

550

5

100

5.0

Study 4: Variation in Source Temperature for Nanoscale Patterned SOI(100) Samples
The goal of Study 4 is to examine the growth quality by increasing the source temperature and to
test the pattern uniformity by increasing the deposition time. Based on Escobedo’s thesis work,
he concluded that the source temperature was mainly responsible for the deposition rate, and was
detrimental to the film quality above a certain value (530ºC). Above 530ºC, CdTe planar growth
was too high to maintain high quality growth conditions [12]. As part of Study 4, the source
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temperature was decreased from 550ºC to 525ºC. The deposition time was also increased from 5
minutes to 10 minutes for the original source and substrate temperatures (550ºC and 450ºC
respectively). The three experiments conducted as part of Study 4 are listed in Table 3.6.
7 Table 3.6: List of the experiments conducted to obtain selective growth of CdTe on the
nanopatterned SOI(100) substrates by varying the source temperature and deposition time
Sample
Tsubstrate (°C)
Tsource (°C)
Deposition
Pattern Size Helium Gas
Name
Time
(nm)
Pressure
(min)
(Torr)
SOI-9
450
550
5
100
0.25
SOI-19

450

525

10

100

0.25

SOI-17

450

550

15

100

0.25

Study 5: Variation in Substrate Temperature for Nanoscale Patterned SOI(100) Samples
The goal of Study 5 was to optimize the selective growth quality by varying the substrate
temperature for the 100 nm patterned SOI(100) samples. Escobedo also reported that the
substrate temperature has a direct effect on the quality of the film quality [12]. Therefore, smooth
quality films are highly dependent upon the substrate temperature for source temperatures below
a critical value. In this study, various substrate temperatures were examined to determine the
optimal substrate temperature for selective growth of CdTe on SOI(100) surfaces. Table 3.7
displays a list of experiments performed by varying the substrate temperature from 425ºC to
500ºC, for a constant deposition time and source temperature.
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8 Table 3.7: List of the experiments conducted to obtain selective growth of CdTe on the
nanopatterned SOI(100) substrates by varying the substrate temperature at a constant
deposition time of 5 minutes
Sample
Tsubstrate (°C)
Tsource (°C)
Deposition
Pattern Size Helium Gas
Name
Time
(nm)
Pressure
(min)
(Torr)
SOI-15
425
550
5
100
0.25
SOI-9

450

550

5

100

0.25

SOI-14

460

550

5

100

0.25

SOI-12

475

550

5

100

0.25

SOI-13

500

550

5

100

0.25

Study 6: Variation in Substrate Temperature and Deposition Time for Nanoscale Patterned
SOI(100) Samples
The goal of Study 6 was to examine the effect of a longer deposition time on promising results
obtained from Study 5 at substrates temperatures of 450ºC and 475ºC. The sixth and final study
of CdTe deposition involves the variation in substrate temperature for 100 nm patterned
SOI(100) wafers for a longer deposition time of 15 minutes. Based on Diaz’s thesis work, she
concluded that pattern uniformity was enhanced by increasing the deposition time [9]. Therefore,
the deposition time was increased from 5 minutes to 15 minutes for substrate temperatures of
450ºC and 475ºC. Table 3.8 shows the two experiments performed with substrate temperatures
of 450ºC and 475ºC and a constant deposition time of 15 minutes.
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9 Table 3.8: List of the experiments conducted to obtain selective growth of CdTe on the
nanopatterned SOI(100) substrates by varying the substrate temperature at a constant
deposition time of 15 minutes
Sample
Tsubstrate (°C)
Tsource (°C)
Deposition Pattern Size Helium Gas
Name
Time
(nm)
Pressure
(min)
(Torr)
SOI-17
450
550
15
100
0.25
SOI-18

475

550

15

100

0.25

As mentioned before, the recipes used for the CdTe deposition using the CSS reactor are
similar to the recipes used in Escobedo’s and Diaz’s studies with the exception of source
temperature, substrate temperature, helium gas pressure, and deposition time. Tables 3.9 and
3.10 include the standard recipe for the CdTe source sublimation, purging steps, and CdTe
deposition.
10 Table 3.9: Standard recipe for CdTe source sublimation using the CSS reactor [9]
Parameters
PrePreDep.
Dep.
Deposition Cooling
heat
heat
Ramp
Ramp
Step
Step
(1)
(2)
(1)
(2)
190
1200
180
280
300
120
Time (sec.)
0.1
0.1
0.1
0.1
0.1
0
Helium Flow (SLPM)
0
0
0
0
0
0
Oxygen Flow (SLPM)
250
250
450
450
450
0
Substrate Temperature (ºC)
0
0
400
550
550
0
Source Temperature (ºC)
5
5
5
5
5
0.1
Gas Pressure (Torr)
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11Table 3.10: Standard recipe for selective growth CdTe epitaxial growth on Si(100) and
SOI(100) substrates using the CSS reactor [9]
Purging Steps

Parameters

Preheat
(1)

Preheat
(2)

Dep.
Ramp
(1)

Dep.
Ramp
(2)

Dep.
Step

Cooling
Step

Time (sec.)

60

60

60

60

60

60

190

1200

180

280

300*

120

Helium Flow
(SLPM)
Oxygen Flow
(SLPM)
Tsubstrate (°C)
Tsource (°C)
Gas Pressure
(Torr)

0

4

0

4

0

4

0.1

0.1

0.1

0.1

0.1

0

0

0

0

0

0

0

0

0

0

0

0

0

0
0
0.1

0
0
100

0
0
0.1

0
0
100

0
0
0.1

0
0
100

250
0
5

250
0
5

450
400
5

450
550
5

450*
550*
5*

0
0
0.1

*Different sets of experiments were conducted by differentiating the deposition time, gas
pressure, substrate temperature, and source temperature as displayed in tables 3.3, 3.4, 3.5,
3.6, 3.7, and 3.8.
3.7. TECHNIQUES FOR SAMPLE CHARACTERIZATION AND ANALYSIS
The scanning electron microscopy (SEM) and the x-ray diffraction (XRD) are vital
equipment used to characterize and analyze the samples in this study.

3.7.1. SCANNING ELECTRON MICROSCOPE (SEM) TECHNIQUE
The Hitachi S-4800 Scanning Electron Microscope (SEM) was used to analyze the
morphology for all the samples in this study. Low (5KX) and high (10KX) magnification images
were obtained for each Si(100) sample. Low (25KX) and high (100KX) magnification images
were obtained for each SOI(100) sample. The SEM operates by scanning a sample with a high
energy beam of electrons. The signal created by the SEM that is used in this study is the
secondary electrons. The SEM is capable of capturing images with high resolution (10 Å) and
high magnification mode (800KX). The SEM chamber is operated at vacuum levels of 7 x 10 -4
Pa. Therefore, the sample is cleaned to avoid contamination and scanning faults. The electron
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beam uses 20 keV of energy and 20 µA of current. The working distance between the final
aperture and sample is set at 15 mm.
The tilted view SEM images are obtaining by tilting the Si(100) and SOI(100) samples at
a 40 degrees angle of the sample holder with a working distance set at 15 mm. The purpose of
tilting the samples are to validate the uniformity of the pillar size throughout the samples, and
verify the smoothness on top of the pillars on the patterned Si(100) and SOI(100) samples. The
uniformity of the patterned samples and smooth surface on top of each pillar affects the quality
of selective CdTe deposition. Therefore, it is imperative to verify the quality of the pillars and
size of the pattern before proceeding with the etching process and CdTe deposition thereafter.
If the pillar size is determined to be too large, a longer etching time is required in order to
reduce the pillar size. After etching the sample, the pattern is viewed on the SEM again to attain
the desired pillar size. The desired pillar size is approximately between 100 nm and 1.5 µm. The
pillar size measured on the samples ranges between 100 nm to 1.5 µm. Generally, nonconductive
samples accumulate electrostatic charge while being scanned by the electron beam. For the
nanoscale patterned SOI(100) sample, copper tape is applied at the edge of the sample to prevent
the electrostatic charge from accumulating on the sample. This will help enhance the resolution
of the image and provide higher resolution images of the sample. Figure 3.9 is a display of the
Hitachi S-4800 SEM used in this study.
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32 Figure 3.9: Hitachi Field Emission Scanning Electron Microscope S-4800 [36].
The energy dispersive spectroscopy (EDAX) Genesis software is used to validate the
presence of CdTe on the patterned Si(100) and SOI(100) samples after the deposition process is
completed using the CSS technique. The Quartz PCI software that complements the SEM was
used for further analysis of all the samples. The pillar size of the patterned Si(100) and SOI(100)
samples, and grain size of the CdTe deposition were measured using this software. Once the
measurement values were taken, the software exports the measurement values into a Microsoft
Excel file. Then, the averages of the measurement values were determined.

3.7.2. X-RAY DIFFRACTION (XRD) TECHNIQUE
In this study, the XRD Bruker AXS D8 Advance was used to determine the quality and
preferred orientation of the thin film (Figure 3.10).
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33 Figure 3.10: XRD Bruker AXS D8 Advance [38].
3.8.

TECHNIQUES FOR SAMPLE MEASUREMENT
The Quartz PCI software connected to the SEM was used to measure the pillar diameter

and grain size of the CdTe deposition on all of the samples. Once the measurement values were
taken, the software is capable of exporting the measurement values into a Microsoft Excel
spreadsheet. Then, the averages of the measurement values were determined.
The pillar size measurements were taken from a tilted view SEM image of the sample,
and exported to Microsoft Excel. The tilted view SEM images are obtaining by tilting the Si(100)
and SOI(100) samples at a 40 degrees angle from the sample holder with a working distance set
at 15 mm. The purpose of tilting the samples are to validate the uniformity of the pillar size
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throughout the samples, and verify the smoothness on top of the pillars on the patterned Si(100)
and SOI(100) samples. The uniformity of the patterned samples and smooth surface on top of
each pillar affects the quality of selective CdTe deposition. An average of 4 to 12 pillars
(depending on the magnification of the SEM image) on each sample was measured. The average
pillar size measured on the samples ranges between 100 nm to 1.5 µm.
The grain size measurements of the selective growth of CdTe were taken from a surface
view SEM image of a sample, and exported to Microsoft Excel. An average of 12 to 24 pillars
(depending on the magnification of the SEM image) on each sample was measured. The average
grain size measured on the samples ranges from 1 µm to 3 µm. Figure 3.11 illustrates a
schematic of the Si(100) pillar size and optimum selective growth of CdTe on top of each pillar
using the CSS technique.

34 Figure 3.11: Schematic of the sample with selective growth of CdTe on top of each pillar
using the CSS technique.
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CHAPTER 4: RESULTS
Two different patterned substrates, Si(100) and SOI(100) were used in this study to
achieve selective growth of CdTe using the close-spaced sublimation (CSS) method. The first
part of this study included the selective growth and characterization of Si(100) substrates. CdTe
was deposited on Si(100) samples with 240 nm to 1.5 µm pillars. Once the best parameters were
identified, the second part of this study focused on the selective growth and characterization of
SOI(100) substrates. CdTe was deposited on SOI (100) samples patterned with 100 nm pillars.
Uniformity and selective growth of CdTe using the CSS method were successfully obtained for
most of the samples as part of this study. Scanning electron microscopy (SEM) was used to
examine and characterize all the samples. Selectivity was achieved without the use of a mask.

4.1. SELECTIVE CDTE DEPOSITION ON PATTERNED SI(100) SUBSTRATES
Si(100) substrates were successfully patterned using the photolithography method
resulting in microscale (1.0 µm – 1.5 µm) and nanoscale (240 nm – 600 nm) Si(100) pillars were
achieved. Using the close-spaced sublimation (CSS) method, uniform selective growth of CdTe
on patterned Si(100) substrates was achieved for most of the experimental parameters. Before
performing the selective CdTe deposition, the patterning of the Si(100) substrates was
characterized to ensure high quality patterns with uniform patterns. The following studies were
conducted on Si(100) substrates:
Study 1: Variation in Helium Gas Pressure for Microscale Patterned Si(100) Samples
Study 2: Variation in Helium Gas Pressure for Nanoscale Patterned Si(100) Samples
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4.1.1. PATTERNING OF SI(100) SUBSTRATES
As mentioned before, the preliminary parameters used in the photolithography technique
was based on the thesis work of A. Diaz [9]. Diaz obtained good quality patterns on Si(100)
substrates using positive photoresist (AZ5214E). The effect of a negative photoresist was
achieved by including a flood exposure step as described in the experimental section (Section
3.1.2). A 2 µm pattern was successfully obtained on the Si(100) substrates using the photomask
A. Table 4.1 shows the photolithography parameters that were used on all samples.
12 Table 4.1: Parameters for the photolithography process on Si(100) substrates
Exposure Time
Flood Exposure Time
Developer Time
Experimental Results
(sec)
(sec)
(sec)
Observed on All Samples
13

99

40-55

Formation of pattern visible
on the Si(100) substrates

The dry etching process was used to etch and reduce the pillar size of the patterned
Si(100) substrates from 2 µm to approximately 1 µm and from the microscale to several hundred
nanometers. All the patterned Si(100) substrates were examined using optical microscopy to
ensure high quality and uniform patterning for all the samples. A high quality uniform pattern is
important to obtain nanoheteroepitaxial selective CdTe growth on patterned Si(100) substrates.
The

Si(100)

substrates

were

examined

using

optical

microscopy after

the

photolithography step and before the etching process. The samples were sorted according to
pattern uniformity and large or small pattern size (depending on the developer time ranging from
40 seconds to 55 seconds). Some of the patterns were disregarded if the pattern was not uniform
over most of the sample surface as explained in the experimental section (Section 3.1.4). The
larger pattern size Si(100) samples were etched for a longer period of time compared to the
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smaller pattern size samples as described in the experimental section (Section 3.2). As the
etching time increased from 2 minutes to 4 minutes 35 seconds, the larger pattern size decreased
from 2 µm to 1 µm. For the smaller pattern size samples (240 nm – 600 nm), the etching time
ranged from 2 minutes to 3 minutes. The pillar size was measured using the Quartz PCI software
installed on the SEM computer. The top surface of the pillars of all the patterned Si(100)
substrates are smooth and uniform. Figure 4.1 displays the SEM cross-sectional images of a
sample with 687 nm pillars. The surface view SEM images of the various pillar sizes are
displayed in Figure 4.2.

35 Figure 4.1: Cross-sectional SEM images of the pillar size on Si(100) Sample S9.
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(a)

(b)

(c)

(d)

(e)
36 Figure 4.2: Surface view SEM images of (a) 1.11 µm pillar size from Sample S10, (b) 687
nm pillar size from Sample S9, (c) 510 nm pillar size from Sample S17, (d) 328 nm pillar
size from Sample S34, and (e) 244 nm pillar size from Sample S27.
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4.1.2. SELECTIVE CDTE DEPOSITION ON PATTERNED SI(100) SUBSTRATES
USING CSS
The patterned Si(100) substrates were separated into 2 groups. The pillar size of the small
size group ranging from 240 nm to 600 nm and another set of Si(100) substrates with pillar size
ranging from 1.0 µm to 1.5 µm. The main purpose of this study was to achieve uniform selective
CdTe growth on the pillar surfaces using the CSS method. The preliminary deposition recipes
were obtained from a previous selective CdTe growth study by Diaz [9]. She used a constant He
gas pressure of 5 Torr, a substrate temperature of 450ºC and a source temperature of 550ºC with
a deposition time of 5 minutes [9]. All of her experiments were conducted without a mask layer
in a CSS reactor. In this study, the varying CSS parameters were the substrate temperature,
source temperature, deposition time and He gas pressure. The warm-up and deposition steps
remained the same as those used in Diaz’s study and the same reactor was used. The experiments
conducted are categorized as Study 1 – Study 6 as described in the experimental section.
Study 1: Variation in Helium Gas Pressure for Microscale Patterned Si(100) Samples
Table 4.2 includes a list of the experiments for Study 1 for various He gas pressures and
the resulting average CdTe grain size for the selective growth. The overall average CdTe grain
size was 3.60 µm in diameter.
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13 Table 4.2: List of the experiments conducted to obtain uniform growth of CdTe on the
microscale patterned Si(100) substrates by varying the He gas pressure from 0.1 - 5 Torr
Sample Tsubstrate Tsource
Deposition
Pattern
He Gas
Average
Standard
Name
(°C)
(°C)
Time
Size
Pressure Grain Size Deviation
(min)
(µm)
(Torr)
(µm)
S15
450
550
5
1.27
0.1
3.65
0.27
N=24
S12
450
550
5
1.36
0.25
3.63
0.37
N=21
S10
450
550
5
1.11
0.5
3.14
0.25
N=24
S3
450
550
5
1.27
1.0
3.83
0.36
N=24
S4
450
550
5
1.11
2.0
3.57
0.58
N=24
S14
450
550
5
1.46
5.0
3.75
0.47
N=24

37 Figure 4.3: Average CdTe grain diameter for He gas pressures using CSS with a
constant deposition time of 5 minutes. The data was collected from Table 4.2. (CdTe grains
are not according to scale)
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The average grain size for selective growth versus He gas pressure is plotted in Figure 4.3
and illustrates a relatively constant grain size for pressures down to 1 Torr. Below 1 Torr, the
grain size increased slightly from 3.14 µm to 3.83 µm.
A series of surface view SEM images of before and after CdTe deposition of the samples
listed in Table 4.2 are included in Figures 4.4 – 4.9. The substrate temperature, source
temperature and deposition time were held constant for these experiments. The microscale pillar
sizes of the Si(100) samples were in the range of 1.0 µm – 1.5 µm.

Average grain diameter = 3.65 µm

38 Figure 4.4: Surface view SEM images of 1.27 µm patterned Si(100) sample S15, where
the selective and uniform CdTe deposition was observed at Tsub=450ºC and Tsou=550ºC
for 5 minutes at 0.1 Torr.
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Average grain diameter = 3.63 µm

39 Figure 4.5: Surface view SEM images of 1.36 µm patterned sample S12, where the
selective and uniform CdTe deposition was observed at Tsub=450ºC and Tsou=550ºC for 5
minutes at 0.25 Torr.

Average grain diameter = 3.14 µm

40 Figure 4.6: Surface view SEM images of 1.11 µm patterned sample S10, where the
selective and uniform CdTe deposition was observed at Tsub=450ºC and Tsou=550ºC for 5
minutes at 0.5 Torr.
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Average grain diameter = 3.83 µm

41 Figure 4.7: Surface view SEM images of 1.27 µm patterned sample S3, where the
selective and uniform CdTe deposition was observed at Tsub=450ºC and Tsou=550ºC for 5
minutes at 1 Torr.

Average grain diameter = 3.57 µm

42 Figure 4.8: Surface view SEM images of 1.11 µm patterned sample S4, where the
selective CdTe deposition was observed at Tsub=450ºC and Tsou=550ºC for 5 minutes at 2
Torr.
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Average grain diameter = 3.75 µm

43 Figure 4.9: Surface view SEM images of 1.46 µm patterned sample S14, where the
selective and uniform CdTe deposition was observed at Tsub=450ºC and Tsou=550ºC for 5
minutes at 5 Torr.

Uniform selective growth of CdTe was observed for the microscale patterned Si(100)
samples by varying the He gas pressure within the CSS reactor from 0.1 Torr to 5 Torr. The
deposition time remained constant at 5 minutes and the CdTe deposition was observed mainly in
the middle of the sample directly above the source and alongside the edges of the sample. The
sample with the highest quality grains in Study 1 was the sample with CdTe growth deposited
with a He pressure of 0.25 Torr. Figure 4.10 illustrates several high quality grains from this
sample.

67

44 Figure 4.10: Surface view SEM images of several high quality CdTe grains from
sample S12 deposited with 0.25 Torr He gas pressure.
Study 2: Variation in Helium Gas Pressure for Nanoscale Patterned Si(100) Samples
The experiments conducted for Study 2 are listed in Table 4.3, which shows a list of the
experiments for various He pressures and the resulting average CdTe grain size for the selective
growth. The overall average CdTe grain size was 3.27 µm in diameter. Uniform selective growth
of CdTe was also observed on the nanoscale patterned Si(100) substrates by varying the He gas
pressure within the CSS reactor from 0.1 Torr to 5 Torr.
Surface view SEM images for the nanoscale Si(100) samples before and after CdTe
deposition are listed in Table 4.3 and included in Figures 4.11 – 4.16. The substrate temperature,
source temperature and deposition time were held constant for these experiments. The nanoscale
pillar sizes of the Si(100) samples were between 240.0 nm to 690.0 nm.
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14 Table 4.3: List of the experiments conducted to obtain selective growth of CdTe on the
nanoscale patterned Si(100) substrates by varying the He gas pressure within the CSS
reactor from 0.1 - 5 Torr
Sample Tsubstrate Tsource Deposition Pattern
He Gas
Average
Standard
Name
(°C)
(°C)
Time
Size
Pressure
Grain Size Deviation
(min)
(nm)
(Torr)
(µm)
S27
450
550
5
244
0.1
3.90
0.55
N=24
S34
450
550
5
328
0.25
3.68
0.76
N=24
S18
450
550
5
466
0.5
3.99
0.69
N=23
S17
450
550
5
510
1.0
3.72
0.60
N=24
S11
450
550
5
333
2.0
1.53
0.47
N=24
S9
450
550
5
687
5.0
2.77
0.38
N=24

45 Figure 4.11: Average grain diameter of CdTe deposited for He gas pressures using CSS
with a constant deposition time of 5 minutes. The data was collected from Table 4.3. (CdTe
grains are not according to scale)
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The average grain size for selective growth versus He gas pressure is plotted in Figure
4.11 and illustrates an increase in grain size with decrease in He pressure (except for sample S11
deposited at 2 Torr). The grain size for 0.1 Torr He pressure is 3.90 µm and the grain size for 5
Torr He pressure is 2.77 µm, with a minimum grain size at 2 Torr of 1.53 µm. These results are
opposite to those reported in the study by Major [7], where the grain size for planar growth
increased with increase in N2 pressure.

Average grain diameter = 3.90 µm

46 Figure 4.12: Surface view SEM image of 590 nm patterned sample S27, where the
selective and uniform CdTe deposition was observed at Tsub=450ºC and Tsou=550ºC for 5
minutes at 0.1 Torr.
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Average grain diameter = 3.68 µm

47 Figure 4.13: Surface view SEM image of 330 nm patterned sample S34, where the
selective and uniform CdTe deposition was observed at Tsub=450ºC and Tsou=550ºC for 5
minutes at 0.25 Torr.

Average grain diameter = 3.99 µm

48 Figure 4.14: Surface view SEM image of 470 nm patterned sample S18, where the
selective and uniform CdTe deposition was observed at Tsub=450ºC and Tsou=550ºC for 5
minutes at 0.5 Torr.
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Average grain diameter = 3.72 µm

49 Figure 4.15: Surface view SEM image of 510 nm patterned sample S17, where the
selective and uniform CdTe deposition was observed at Tsub=450ºC and Tsou=550ºC for 5
minutes at 1 Torr.

Average grain diameter = 1.53 µm

50 Figure 4.16: Surface view SEM image of 330 nm patterned sample S11, where the
selective and uniform CdTe deposition was observed at Tsub=450ºC and Tsou=550ºC for 5
minutes at 2 Torr.

72

Average grain diameter = 2.77
µm

51 Figure 4.17: Surface view SEM image of 700 nm patterned sample S9, where the
selective and uniform CdTe deposition was observed at Tsub=450ºC and Tsou=550ºC for 5
minutes at 5 Torr.
Similar to Study 1, uniform selective growth of CdTe was observed for the nanoscale
patterned Si(100) samples by varying the He gas pressure from 0.1 Torr to 5 Torr. The
deposition time remained constant at 5 minutes and the CdTe deposition was observed mainly in
the middle of the sample directly above the source and alongside the edges of the sample.
Although selective growth was observed for all the samples in Study 2, the morphology varied
between grains without facets (2 Torr and 5 Torr), grains with many facets (0.25 Torr, 0.5 Torr
and 1 Torr) and grains with smooth surfaces (0.1 Torr). The sample with the highest quality
grains in Study 2 was the sample with CdTe growth deposited with a He pressure of 0.1 Torr.
Figure 4.18 illustrates several high quality grains from this sample S27.
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52 Figure 4.18: Surface view SEM images of several high quality CdTe grains from
sample S27 deposited with 0.10 Torr He gas pressure.

4.2. SELECTIVE CDTE DEPOSITION ON PATTERNED SOI(100) SUBSTRATES
SOI(100) substrates were patterned with 100 nm pillars and the following studies were
conducted:
Study 3: Variation in He Gas Pressure for Nanoscale Patterned SOI(100) Samples
Study 4: Variation in Source Temperature for Nanoscale Patterned SOI(100) Samples
Study 5: Variation in Substrate Temperature for Nanoscale Patterned SOI(100) Samples
Study 6: Variation in Substrate Temperature and Deposition Time for Nanoscale Patterned
SOI(100) Samples
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4.2.1. PATTERNING OF SOI(100) SUBSTRATES
The SOI(100) substrates were patterned using a nanoimprint technique called Step and
Flash Imprint Lithography (SFIL) at the Microelectronics Research Center at The University of
Texas at Austin. Figure 4.19 includes the tilted SEM views of Si pillars. The pillar diameter was
measured using the Quartz PCI software and the average pillar size was 100 nm.

(a)

(b)

(c)

(d)

53 Figure 4.19: Tilted view SEM images of the 100 nm patterned sample SOI-12 at a
magnifcation of (a) 25KX, (b) 50KX, (c) 100KX, and (d) 220KX.
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4.2.2. SELECTIVE CDTE DEPOSITION ON PATTERNED SOI(100) SUBSTRATES
USING CSS
Study 3: Variation in He Gas Pressure for Nanoscale Patterned SOI(100) Samples
The third study focused on selective growth of CdTe on 100 nm patterned SOI(100)
substrates using the CSS technique. Four experiments were conducted to examine the selective
CdTe growth as a function of the variation in He gas pressure between 0.1 Torr and 5 Torr. The
average grain size for each experiment in Study 3 is reported in Table 4.4. For this study the
average grain size increased with increasing He gas pressure (in agreement with the study by
Major) and the overall average CdTe grain size was 528 nm in diameter for selective growth.
15 Table 4.4: List of the experiments conducted to obtain selective growth of CdTe on the
nanopatterned SOI(100) substrates by varying the He gas pressure within the CSS reactor
from 0.1 - 5 Torr with a deposition time of 5 minutes.
Sample
Tsubstrate
Tsource
Deposition
Pattern
He Gas
Average
Name
(°C)
(°C)
Time (min)
Size
Pressure
Grain Size
(nm)
(Torr)
(nm)
SOI-8

450

550

5

100

0.1

SOI-9

450

550

5

100

0.25

SOI-6

450

550

5

100

0.5

SOI-7

450

550

5

100

5.0
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384
N=10
339
N=23
490
N=24
899
N=20

54 Figure 4.20: Average grain diameter of CdTe deposited on the 100 nm patterned
SOI(100) substrates for He gas pressures using CSS with a constant deposition time of 5
minutes. The data was collected from Table 4.4. (CdTe grains are not according to scale)
The surface SEM images for the 100 nm SOI(100) samples after CdTe deposition at
various He pressures are displayed in Figures 4.21 and 4.22. Planar and partial selective growth
of CdTe was observed for the nanoscale patterned SOI(100) substrates by varying the He gas
pressure within the CSS reactor from 0.1 Torr to 5 Torr. Figure 4.21 includes SEM images of
planar growth as a function of He gas pressure observed on all the samples for Study 3. Figure
4.22 illustrates the extent of patterning in the 100 nm SOI(100) substrates. Partial selective
growth of CdTe on the SOI(100) samples was observed for all samples, with sample SOI-9
having the highest selectivity for CdTe growth at 0.25 Torr as shown in Figure 4.22. Figure 4.23
includes high magnification images of high quality grains from sample SOI-9.
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(a) 0.1 Torr

(b) 0.25 Torr

(c) 0.5 Torr

(d) 5.0 Torr

55 Figure 4.21: Surface view SEM images of uniform CdTe layers deposited using CSS
under various He gas pressures of (a) 0.1 Torr, (b) 0.25 Torr, (c) 0.5 Torr, and (d) 5 Torr
for 5 minutes at Tsub=450ºC and Tsou=550ºC.

(a) 0.1 Torr

(b) 0.25 Torr

(c) 0.5 Torr

(d) 5.0 Torr

56 Figure 4.22: Surface view SEM images of selective growth of CdTe deposited using CSS
under various He gas pressures of (a) 0.1 Torr, (b) 0.25 Torr, (c) 0.5 Torr, and (d) 5 Torr
for 5 minutes at Tsub=450ºC and Tsou=550ºC with high magnification inserts.
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57 Figure 4.23: Surface view SEM images of several high quality CdTe grains from
sample SOI-9 deposited with 0.25 Torr He gas pressure.
An interesting observation was made for the SOI 100 nm samples. While selectivity was
not completely uniform throughout most samples, the quality of the CdTe growth improved in a
different manner. Smooth, very thin grains grew over several pillars in a highly ordered manner
(Figure 4.22 (d)). High magnification images of smooth thin grains from sample SOI-7 with
average grain sizes of 899 nm for this sample are shown in Figure 4.24.
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58 Figure 4.24: Surface view SEM images of several high quality CdTe grains from
sample SOI-7 deposited with 5 Torr He gas pressure.

Study 4: Variation in Source Temperature for Nanoscale Patterned SOI(100) Samples
The optimal He gas pressure for selectivity on the 100 nm patterned SOI(100) wafers
from Study 3 was determined to be 0.25 Torr. To increase the uniform selective growth on the
SOI(100) samples, the following three experiments were conducted to study the variation in
deposition time from 5 to 15 minutes,. For this set of experiments, the source temperature was
varied between 525ºC and 550ºC. The substrate temperature was held constant at 450ºC and the
He gas pressure was held constant at 0.25 Torr. Table 4.5 includes a list of three experiments for
Study 4 and Figure 4.25 illustrates the growth for these experiments. Sample SOI-9 is the
optimum sample from Study 3. The variation in source temperature between 525ºC and 550ºC
did not have a pronounced effect on CdTe selective growth. As the deposition temperature was
increased, an increase in grain size as observed, where flat high quality grains grew over several
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pillars (Figure 4.25(c)). This was a surprising result and one that shows promise for using
patterned growth to grow strain free grains on mismatched substrates.
16 Table 4.5: List of the experiments conducted to obtain selective growth of CdTe on the
nanopatterned SOI(100) substrates by varying the deposition time with a constant He gas
pressure of 0.25 Torr
Sample Tsubstrate Tsource
Deposition
Pattern
He Gas
Average
Name
(°C)
(°C)
Time
Size
Pressure
Grain Size
(min)
(nm)
(Torr)
(nm)
SOI-9
450
550
5
100
0.25
339
N=23
SOI-19
450
525
10
100
0.25
310
N=21
SOI-17
450
550
15
100
0.25
3353
N=7
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(a)
Tsub=450ºC
Tsou=550ºC
Dep. Time=5 min.

(b)
Tsub=450ºC
Tsou=525C
Dep. Time=10 min.

(c)
Tsub=450ºC
Tsou=550ºC
Dep. Time=15 min.

59 Figure 4.25: Surface view SEM images of uniform CdTe layers deposited using the CSS
technique under various Tsou between 525ºC - 550ºC and deposition times of (a) 5 minutes
with Tsou=550ºC, (b) 10 minutes with Tsou=525ºC, and (c) 15 minutes with Tsou=550ºC at
0.25 Torr with Tsub=450ºC.
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Study 5: Variation in Substrate Temperature for Nanoscale Patterned SOI(100) Samples
Study 5 examined selective CdTe deposition on the 100 nm SOI(100) substrates using the
parameters for the optimum sample from Study 3 at 0.25 Torr in an attempt to examine
selectivity as a function of substrate temperature. Changing the substrate temperature changes
the mobility of the CdTe atoms on the Si surface and thus could have an effect on selectivity and
the type of grain growth. Although the initial goal was to achieve selectivity, results from
Studies 3 – 6 demonstrated an alternate method of creating smooth high quality grains on
mismatched substrates. From Studies 3 and 4, smooth grains were grown on several pillars in a
manner that appears to be epitaxial in nature compared to the grains observed in Studies 1 and 2
for larger pillar sizes (240 nm to 1.5 µm). Five experiments based on various substrate
temperatures between 425ºC and 500ºC were performed to determine the optimal substrate
temperature for selective growth for a He pressure of 0.25 Torr and a constant source
temperature of 550ºC. Table 4.6 includes the results from this set of experiments and Figure 4.26
illustrates the change in grain size with change in substrate temperature. The grain size was
relatively constant for this set of experiments and varied between 743 nm at a substrate
temperature of 425ºC and a maximum grain size of 339 nm. These grain sizes indicate that the
growth is over several of the 100 nm pillars.
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17 Table 4.6: List of the experiments conducted to obtain selective growth of CdTe on the
nanopatterned SOI(100) substrates by varying the substrate temperature at a constant
deposition time of 5 minutes
Sample Tsubstrate
Tsource
Deposition
Pattern
He Gas
Average
Name
(°C)
(°C)
Time
Size
Pressure
Grain Size
(min)
(nm)
(Torr)
(nm)
SOI-15
425
550
5
100
0.25
743
N=19
SOI-9
450
550
5
100
0.25
339
N=23
SOI-14
460
550
5
100
0.25
779
N=37
SOI-12
475
550
5
100
0.25
852
N=14
SOI-13
500
550
5
100
0.25
800
N=18

60 Figure 4.26: Graph of average grain diameter of CdTe deposition on the 100 nm
patterned SOI(100) substrates under different substrate temperatures using the CSS
method. The data was extracted from Table 4.6. (CdTe grains are not according to scale)
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(a) Tsub = 425ºC

(b) Tsub = 450ºC

(c) Tsub = 460ºC

(d) Tsub = 475ºC

(e) Tsub = 500ºC

61 Figure 4.27: Surface view SEM images of uniform CdTe layers deposited using the CSS
technique at various substrate temperatures of (a) 425ºC, (b) 450ºC, (c) 460ºC, (d) 475ºC,
and (e) 500ºC at 0.25 Torr for 5 minutes.
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The quality of the growth is illustrated in Figure 4.26, where all the CdTe grains are
relatively smooth and planar. Sample SOI-12 with a substrate temperature of 475ºC and source
temperature at 550ºC showed the most remarkable results (Figure 4.27 (d)). Several smooth,
transparently thin flat hexagonal grains were observed over several of the 100 nm pillars. These
results appear to be promising for achieving epitaxial growth on patterned substrates. The results
indicate that for nanoscale patterning, smooth CdTe growth is possible without the need for
selectivity. An additional study (Study 6) was performed and included an increase in the
deposition time in order to observe further possible improvements in the CdTe smooth growth
over several pillars.
Study 6: Variation in Substrate Temperature and Deposition Time for Nanoscale Patterned
SOI(100) Samples
The sixth study included 2 experiments for 2 different substrate temperatures: 450ºC and
475ºC. A deposition time of 15 minutes was used in a last effort to improve uniform CdTe
growth over a larger area of the SOI(100) substrates. The source temperature was constant at
550ºC and the He gas pressure remained constant at 0.25 Torr. Table 4.7 contains the results of
the experiments performed for Study 6. An increase in grain size was observed for the longer
deposition time of 15 minutes. The overall average grain size increased from 703 nm from Study
5 for deposition time of 5 minutes to an overall average grain size of 2.69 µm for a deposition
time of 15 minutes for the samples in Study 6. The type and quality of grain growth remained the
same as that of Study 5, smooth flat grain growth over several pillars.
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18 Table 4.7: List of the experiments conducted to obtain selective growth of CdTe on the
nanopatterned SOI(100) substrates by varying the substrate temperature at a deposition
time constant of 15 minutes
Sample
Tsubstrate Tsource
Deposition
Pattern
He Gas
Average
Name
(°C)
(°C)
Time
Size
Pressure
Grain Size
(min)
(nm)
(Torr)
(nm)
SOI-17
450
550
15
100
0.25
3353
N=7
SOI-18
475
550
15
100
0.25
2031
N=14

(a)
Tsub=450ºC
Tsou=550ºC
Dep. Time=15 min.

(b)
Tsub=475ºC
Tsou=550ºC
Dep. Time=15 min.

62 Figure 4.28: Surface view SEM images of uniform CdTe layers deposited using the CSS
technique under various substrate temperatures at (a) 450ºC and (b) 475ºC at 0.25 Torr for
15 minutes.
4.3.

FILM QUALITY
Using the energy dispersive spectroscopy (EDAX) Genesis software, an area analysis of

the Si(100) sample (after the CdTe deposition)

was conducted to examine the elemental

composition of CdTe. The substrate temperature was 450ºC and the source temperature was
550ºC for the Si(100)sample S10 with a CdTe deposition time of 5 minutes using CSS. As a
result, the EDAX spectrum confirmed the presence of CdTe on the Si(100) sample S10.
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63 Figure 4.29: EDAX Genesis spectrum analysis confirming the elemental composition of
CdTe on the Si(100) substrate for Tsub=450ºC and Tsou=550ºC.
The XRD is used to examine the quality of the CdTe deposition on the microscale
patterned Si(100) samples for Study 1. Figure 4.30 displays the XRD scan of the Si(100) samples
from Study 1 with some CdTe peaks visible within the spectrum and the FWHM associated with
the samples.
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64 Figure 4.30: XRD scan of microscale patterned Si(100) samples from Study 1 with
varying He pressure of (a) 0.1 Torr, (b) 0.25 Torr, (c) 0.5 Torr, (d) 1 Torr, (e) 2 Torr, and
(f) 5 Torr with selective CdTe growth
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The XRD is used to examine the quality of the CdTe deposition on the nanoscale patterned
Si(100) samples from Study 2. Figure 4.31 displays the XRD scan of the Si(100) substrates from
Study 2 with some CdTe peaks visible within the spectrum and the FWHM associated with the
samples.
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65 Figure 4.31: XRD scan of nanoscale patterned Si(100) samples from Study 2 with
varying He pressure of (a) 0.1 Torr, (b) 0.25 Torr, (c) 0.5 Torr, (d) 1 Torr, (e) 2 Torr, and
(f) 5 Torr with selective CdTe growth
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Several samples from Study 1 and Study 2 (Study 1: 0.1 Torr, 0.5 Torr, 1 Torr and 2
Torr; Study 2: 0.1 Torr, 0.5 Torr, 1 Torr, 2 Torr and 5 Torr) included a broad (100) peak.
Samples from Study 1 and Study 2 (Study 1: 0.25 Torr and 5 Torr; Study 2: 0.25 Torr) included
a 311 peak with FWHM of 302.4 arcsec, 367.2 arcsec and 320.4 arcsec, respectively. There was
no observed correlation between the SEM morphology and the XRD results. It is recommended
that TEM analysis of the smooth grains be performed in order to determine the potential quality
of the grains that appear to be high quality growth but where the XRD results are not conclusive.
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CHAPTER 5: CONCLUSIONS
The main goal of this thesis work was to obtain uniform selective growth of CdTe using
the CSS method on patterned Si(100) and SOI(100) substrates. Six studies were performed in
order to achieve this goal. Previous CdTe depositions using other methods such as the MBE and
MOVPE systems were used to compare the results with the results obtained using the CSS
method from this study. The He gas pressure within the CSS reactor and the source and substrate
temperatures were the varying parameters used to improve the quality of CdTe growth on the
patterned samples.
The following observations were made based on Studies 1 through 6:
(1) The variation in He gas pressure resulted in differences in the grain morphology, but
demonstrated no clear effect on the size of the grains. In some cases the grain size
increased with increase in He pressure, while in other cases, the grain size decreased
or remained constant. It is possible that the range in He pressure was too small to
observe any real effect that could be due to other factors such as the change in
substrate pillar size (between Studies 1 and 2) or the change in source quality over
time. Clearly the deposition time has a greater effect on the grain size, while the He
pressure has an effect on the grain morphology for the larger patterns on the Si(100)
substrates, and the He pressure has an effect on selectivity for the 100 nm SOI(100)
substrates.
(2) The highest quality of CdTe film was obtained on the patterned Si(100) substrate at
0.25 Torr with a substrate temperature of 450°C and source temperature of 550°C for
5 minutes.
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(3) Uniform growth of some CdTe grains were noticeably smooth and flat for the 100 nm
patterned SOI(100) substrates at 0.25 Torr with substrate temperatures of 450°C and
475°C and source temperature of 550°C for all growth times (5 - 15 minutes).
(4) Selectivity was not obtained on most of the SOI(100) samples due to the small pattern
size (~100 nm). However, the type of growth is considered of higher quality with
smooth grain growth over several pillars resulting in grain sizes between 2 µm to 3.4
µm for deposition times of 15 minutes.
(5) The additional annealing step after the CdTe deposition did not show any positive
effects on the quality of the film.
(6) XRD for the Si(100) samples for studies 1 and 2 indicated a polycrystalline film with
different preferred orientations including the 100, 111, 220 and 331 orientations. The
FWHM values ranged between 302.4 arcsec and 691.2 arcsec for samples from Study
1 and Study 2 (Study 1: 0.25 Torr, 0.5 Torr and 5 Torr; Study 2: 0.25 Torr and 1
Torr).
(7) It is recommended that TEM analysis be performed on select smooth high quality
grains in order to determine the structure and quality of these grains.
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